Multistage Amplifier Topologies with Nested G/sub m/-C Compensation - Solid-State Circuits, IEEE Journal of
نویسندگان
چکیده
This paper presents a multistage amplifier for low-voltage applications (<2 V). The amplifier consists of simple (noncascode) low gain stages and is stabilized using a nested transconductance-capacitance compensation (NGCC) scheme. The resulting topology is similar to the well known nested Miller compensation (NMC) multistage amplifier, except that the proposed topology contains extra Gm feedforward stages which are used to enhance the amplifier performance. The NGCC simplifies the transfer function of the proposed multistage amplifier which, in turn, simplifies its stability conditions. A comparison between the NGCC and NMC shows that the NGCC has wider bandwidth and is easier to stabilize. A four-stage NGCC amplifier has been fabricated using a 2m CMOS process and is tested using a 1.0 V power supply. A dc gain of 100 dB has been measured. A gain bandwidth product of 1 MHz with 58 of phase margin and power of 1.4 mW can be achieved. The op amp occupies an active area of 0.22 mm2. Step response shows that the op amp is stable.
منابع مشابه
Analysis of Multistage Amplifier–Frequency Compensation
Frequency-compensation techniques of single-, twoand three-stage amplifiers based on Miller pole splitting and pole–zero cancellation are reanalyzed. The assumptions made, transfer functions, stability criteria, bandwidths, and important design issues of most of the reported topologies are included. Several proposed methods to improve the published topologies are given. In addition, simulations...
متن کاملA Sub-µW Tuneable Switched-Capacitor Amplifier-Filter for Neural Recording Using a Class-C Inverter
A two stage sub-µW Inverter-based switched-capacitor amplifier-filter is presented which is capable of amplifying both spikes and local field potentials (LFP) signals. Here we employ a switched capacitor technique for frequency tuning and reducing of 1/f noise of two stages. The reduction of power consumption is very necessary for neural recording devices however, in switched capacitor (SC) cir...
متن کاملTop 100 Documents Browse Search Ieee Xplore Guide Support Top 100 Documents Accessed: Dec 2005
|Full Text: PDF (216 KB) 8. WiMax and Wi-Fi: Separate and Unequal Cherry, S.M. Spectrum, IEEE Volume 41, Issue 3, Date: March 2004, Pages: 1616 Digital Object Identifier 10.1109/MSPEC.2004.1270541 Abstract |Full Text: PDF (2525 KB) 9. What is Bluetooth? McDermott-Wells, P. Potentials, IEEE Volume 23, Issue 5, Date: Dec. 2004-Jan. 2005, Pages: 3335 Digital Object Identifier 10.1109/MP.2005.13689...
متن کاملA 5 - GHz Fully Integrated ESD - Protected Low - Noise Amplifier in 90 - nm RF
|Full Text: PDF (1746 KB) 20. A 19-mW 2.6-$hbox mm^2 $L1/L2 Dual-Band CMOS GPS Receiver Ko, J.; Kim, J.; Cho, S.; Lee, K. Solid-State Circuits, IEEE Journal of Volume 40, Issue 7, Date: July 2005, Pages: 14141425 Digital Object Identifier 10.1109/JSSC.2005.847326 Abstract |Full Text: PDF (1088 KB) 21. A Cost-Efficient High-Speed 12-bit Pipeline ADC in 0.18-$muhbox m$Digital CMOS Andersen, T.N.;...
متن کاملInteractive SC multirate compiler applied to multistage decimator design
This paper proposes an interactive architecture compiler for SC multirate circuits that allows the automated design from the frequency specifications to the building block implementation, applied to the design and synthesis of multistage SC decimators. The compiler provides a library of different topologies that comprises a few independent multi-decimation building blocks. New building blocks d...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998